

in the following sections. Consideration of all amendments is politely requested.

**AMENDMENTS TO THE CLAIMS**

5 Claim 1 (currently amended): A method of fabricating a metal-oxide semiconductor transistor (MOS transistor) on a substrate comprising:

sequentially forming a gate oxide layer and a gate on the substrate;

10 performing a first ion implantation process to form a first doped region in the substrate;

sequentially forming a liner layer, a dielectric layer and a sacrificial layer on the substrate;

~~forming a L-shaped spacer on either side of the~~  
15 ~~gate;~~

performing a first etching process to simultaneously form an arc-shaped spacer on either side of the gate and remove portions of the dielectric layer and the sacrificial layer atop the gate by  
20 utilizing the liner layer as a first stop layer;

performing a second etching process to remove portions of the sacrificial layer within the arc-shaped spacer by utilizing the dielectric layer as a second stop layer, and constructing a L-shaped spacer

on either side of the gate;

performing a third etching process to remove  
portions of the liner layer not covered by the L-shaped  
spacer;

5 performing a second ion implantation process to  
form a second doped region with a gradient profile in  
portions of the substrate adjacent to either side of  
the L-shaped spacer; and

10 performing a self-aligned silicide (salicide)  
process to form a silicide layer on the gate and on  
exposed portions of the substrate surface above the  
second doped region.

Claim 2 (original): The method of claim 1 wherein the  
15 substrate is a silicon substrate.

Claim 3 (original): The method of claim 1 wherein the  
gate comprises an offset spacer on either side of the  
gate.

20

Claim 4-5 (cancelled)

Claim 6 (currently amended): The method of claim [[5]]1  
wherein the liner layer, the dielectric layer and th

sacrificial layer respectively comprise silicon oxide, nitride and polysilicon.

Claim 7 (cancelled)

5

Claim 8 (original): The method of claim 1 wherein the first and second doped regions are in a gradient profile, the first doped region is employed as a source/drain extension, and the second doped region  
10 comprises a step source/drain extension and a source/drain of the MOS transistor employed to prevent leakage current of the silicide layer.

Claim 9 (original): The method of claim 8 wherein the  
15 depth and the width of the step source/drain extension are respectively determined by the thickness of the dielectric layer and the width of the L-shaped spacer.

Claim 10 (original): The method of claim 8 wherein the  
20 silicide layer is formed by the steps of:

forming a metal layer on the gate and on portions of the substrate surface above the source/drain;  
performing a first rapid thermal process (RTP);  
performing a wet etching process to remove

unreacted portions of the metal layer on the surface  
of the substrate; and  
performing a second RTP.

- 5 Claim 11 (original): The method of claim 10 wherein  
the metal layer comprises cobalt (Co).

Claim 12 (original): The method of claim 1 wherein the  
first and second doped regions are doped with either  
10 arsenic (As) atoms or phosphorus (P) atoms.

Claim 13 (original): The method of claim 1 wherein the  
first and second doped regions are doped with either  
one of boron difluoride ( $\text{BF}_2^+$ ) ions, boron (B) atoms  
15 or indium (In) atoms.

Claim 14 (currently amended): A method of fabricating  
a MOS transistor on a substrate comprising:

sequentially forming a gate oxide layer and a gate  
20 on the substrate;

performing a first ion implantation process to form  
a first doped region in the substrate;

forming a liner layer to cover the substrate;

sequentially forming a dielectric layer and a

sacrificial layer on the liner layer;

~~forming a L-shaped spacer on either side of the gate;~~

~~performing a first etching process to remove portions of the liner layer not covered by the L-shaped spacer;~~

performing a first etching process to simultaneously form an arc-shaped spacer on either side of the gate and remove portions of the dielectric layer and the sacrificial layer atop the gate by utilizing the liner layer as a first stop layer;

performing a second etching process to remove portions of the sacrificial layer within the arc-shaped spacer by utilizing the dielectric layer as a second stop layer, and constructing a L-shaped spacer on either side of the gate;

performing a third etching process to remove portions of the liner layer not covered by the L-shaped spacer;

performing a second ion implantation process to simultaneously form a second doped region and a third doped region in the substrate; and

performing a salicide process to form a silicide layer on the gate and on portions of the substrate

surface above the third doped region.

Claim 15 (original): The method of claim 14 wherein the substrate is a silicon substrate.

5

Claim 16 (original): The method of claim 14 wherein the first, second and third doped regions are in a gradient profile and are respectively employed as a source/drain extension, a step source/drain extension and a source/drain of the MOS transistor, and the second doped region is employed to prevent leakage current of the silicide layer.

Claim 17 (original): The method of claim 14 wherein the liner layer, the dielectric layer and the sacrificial layer respectively comprise silicon oxide, nitride and polysilicon.

Claim 18-19 (cancelled)

20

Claim 20 (original): The method of claim 14 wherein the first, second and third doped regions are doped with either arsenic atoms or phosphorus atoms.

Claim 21 (original): The method of claim 14 wherein the first, second and third doped regions are doped with either one of boron difluoride ions, boron atoms or indium atoms.

5

Claim 22 (original): The method of claim 14 wherein the depth and the width of the second doped region are respectively determined by the thickness of the dielectric layer and the width of the L-shaped spacer.

10

Claim 23 (original): The method of claim 14 wherein the silicide layer is formed by the steps of:

forming a metal layer on the gate and on portions of the substrate surface above the third doped region;

15

performing a first RTP;

performing a wet etching process to remove unreacted portions of the metal layer on the surface of the substrate; and

performing a second RTP.

20

Claim 24 (original): The method of claim 23 wherein the metal layer comprises cobalt.

25